

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|---|-----------------|----------------------|-------------------------|------------------|--|
| 10/673,506 | 09/30/2003 | Eric J. Strang | 231753US6YA 1663 | | |
| 22850 | 7590 09/27/2005 | | EXAMINER | | |
| OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. | | | SIEK, VUTHE | | |
| 1940 DUKE STREET ALEXANDRIA, VA 22314 | | | ART UNIT | PAPER NUMBER | |
| | | | 2825 | | |
| | | | DATE MAILED: 09/27/2005 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Application | on No. | Applicant(s) | | | | | |
|--|--|--|--|--------------|--------|------|--|--|--|
| Office Action Summary | | 10/673,50 | 06 | STRANG, ERIC | J. | (Kr) | | | |
| | | Examiner | | Art Unit | | | | | |
| | | Vuthe Siel | ‹ | 2825 | _ | | | | |
| | The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | | | | |
| Status | | | • | | | | | | |
| 1) 又 | Responsive to communication(s) filed on 23 | 5 July 2005. | | | | | | | |
| ,— | • | his action is n | on-final. | | | | | | |
| • | • | s application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | | | |
| | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | | | |
| Dispositi | on of Claims | | | • | • | | | | |
| 4)🖂 | Claim(s) 1-66 is/are pending in the applicat | ion. | | | | | | | |
| | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | | | |
| 5) Claim(s) is/are allowed. | | | | | | | | | |
| 6)⊠ Claim(s) <u>1-66</u> is/are rejected. | | | | | | | | | |
| 7) | Claim(s) is/are objected to. | | | | | | | | |
| 8) Claim(s) are subject to restriction and/or election requirement. | | | | | | | | | |
| Applicati | on Papers | • | | | | | | | |
| 9)[| The specification is objected to by the Exam | niner. | | | | | | | |
| 10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner. | | | | | | | | | |
| | Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | | | | |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | | | | |
| Priority u | under 35 U.S.C. § 119 | | | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: | | | | | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | | | | | |
| 2. Certified copies of the priority documents have been received in Application No | | | | | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | | | | | |
| | application from the International Bur | | | | | | | | |
| * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | | | |
| | | | | | | | | | |
| Attachmen | t(s) | • | - | | | | | | |
| | ce of References Cited (PTO-892) | | 4) Interview Summary Paper No(s)/Mail Da | | | | | | |
| 3) Infor | ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB er No(s)/Mail Date | | 5) Notice of Informal P 6) Other: | | O-152) | | | | |
| | | | | | | | | | |

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 10/673,506 and amendment filed on 7/25/2005. Claims 1-66 remain pending in the application.

Claim Objections

2. Claims 1, 32, 63 and 66 are objected to because of the following informalities: claiming "...physical model including a set of computer-encoded differential equations describing at least one of a basic physical or chemical attributes of the semiconductor processing tool", is not clear because of claimed construction problem. Using phrase "of the semiconductor processing tool" appears that the differential equations represents the semiconductor processing tool, in reality it is not the case. Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-25, 32-56 and 63-66 are rejected under 35 U.S.C. 103(a) as being obvious over Sonderman et al. (6,802,045) in view of Kee et al. (5,583,780).
- 5. As to claims 1, 32, 63 and 66, Sonderman et al. teach substantially similar claimed invention of a method and apparatus for analyzing a process performed by a semiconductor processing tool (Fig. 1-8 and its description) comprising inputting data

Art Unit: 2825

relating to a process performed by the semiconductor processing tool (process data, input data; at least col. 3 lines 50-64; Fig. 1); inputting a first principles physical model relating to the semiconductor tool (device physics model, at least in col. 5; Fig. 3); performing first principle simulation using the input data and the physical model to provide a first principles simulation results (Fig. 1-5; col. 5-7; simulation data result, simulation data); and using the first principles simulation result to determine a fault in the process performed by the semiconductor processing tool (Fig. 1-8, col. 5-7). Sonderman et al. do not teach the first principles physical model including a set of computer-encoded differential equations describing at least one of a basic physical or chemical attributes and utilizing a solution to the set of computer-encoded differential equations of the physical model parameters to quickly account for spectrial-radiation effects used in design and real-time control systems (col. 7 lines 3-44; col. 5 lines 23-67; col. 6 lines 1-67; col. 11 lines 14-67; col. 12 lines 1-67; Figs. 1-2). The results of the modeling apparatus (first principles physical model) can be used with confidence to predict effects of various approximations in the radiation transport and to facilitate the design of actual thermal systems (col. 12 lines 29-41). With above expected results and motivation, integrating the differential equations as taught by Kee et al. in Sonderman's first principles physical model would have been obvious to practitioners in the art at the time the invention.

6. As to claims 2 and 33 Sonderman et al. teach directly inputting the data (input data, process, manufacturing data, input control parameters) relating to a process performed by the semiconductor processing tool from at least on the physical sensor

Art Unit: 2825

and a metrology tool physically mounted on the semiconductor processing tool (Fig. 1, 7, col. 4-8).

- 7. As to claims 3-5 and 34-36, Sonderman et al. teach indirectly inputting the data relating to a process performed by the semiconductor processing tool from at least one of a manual input device and a database, inputting data recorded from a process previously performed by the semiconductor processing tool, inputting data set by a simulation operator (Fig. 1-3, col. 1, manual fashion and automated fashion, col.4-7).
- 8. As to claims 6-9 and 37-40, Sonderman et al. teach inputting data relating to at least one of the physical characteristics of the semiconductor processing tool and the semiconductor tool environment, data relating to at least one of a characteristic and a result of a process performed by the semiconductor processing tool; inputting a spatially resolved model of the geometry (modified models) of the semiconductor processing tool; inputting fundamental equations necessary to perform first principles simulation for a desired simulation result (Fig. 1-3, col. 5-9).
- 9. As to claims 10-13 and 41-44, Sonderman et al. performing interaction concurrently between simulation environment (first principles simulation) and the semiconductor processing tool (Fig. 2); performing simulation environment (first principles simulation) and the semiconductor processing tool (Fig. 2); performing first principles simulation using the input data to set a boundary condition and an initial condition of the first principles simulation model (Fig. 3, col. 5-8).
- 10. As to claims 14 and 45, Sonderman et al. teach using the simulation result (simulation data, simulation data result) to detect a fault in the process performed by the

Art Unit: 2825

semiconductor processing tool by comparing the first principles simulation result with the input data (col. 7, Fig. 5-7).

- 11. As to claims 15-19 and 46-50, Sonderman et al. teach a system having a network of interconnected resources to perform at least one of the process steps as recited in Claim 1; using code parallelization among interconnected computational resources to share the computational load of the first principles simulation; sharing simulation information among interconnected resources to determine the fault in the process performed by the simulation processing tool; distributing simulation results among the interconnected resources to reduce redundant execution of substantially similar first principles simulations by different resources; distributing model changes among the interconnected resources to redundant refinements of first principles simulations by different resources (Fig. 1-3, computer code software is described in col. 9 starting line 58; col. 5-8).
- As to claims 20-21 and 51-52, Sonderman et al. teach remote access (Col. 9 line 58 to col. 10 line 31). Note that a wide area network is art inherent.
- As to claims 22 and 53, Sonderman et al. teach performing simulation utilizing a computer software code (Col. 9 line 58 to col. 10 line 31).
- 14. As to claims 23-25 and 54-56, Sonderman et al. teach using the first principles simulation result (simulation data set results) to classify a fault in the process performed by the semiconductor processing tool (col. 6, lines 1-35); calculating a set of perturbations solutions corresponding to the first principles simulation for input data to generate a profile data solutions to the first principles simulation, inputting the

Art Unit: 2825

perturbation solutions to a multivariate analysis; inputting a difference between the first principles simulation result and the input data to the multivariate analysis; and utilizing the multivariate analysis to identify a correlation between the input data and the difference (defining variations into the components of defined models in order to simulate the effects of online manufacturing performance by the models; modified models) (col. 5-8).

- As to claims 64-65, Sonderman et al. teach interaction between simulation environment, process control environment and manufacturing/processing environment (sharing computational load of the simulation, sharing simulation information among interconnected resources) (Fig. 1-3).
- 16. Claims 26-31 and 57-62 are rejected under 35 U.S.C. 103(a) as being obvious over Sonderman et al. (6,802,045) in view Kee et al. (5,583,780) in further view of Fatke et al. (US 2005/0016947).
- 17. As to claims 26-28 and 57-59, Sonderman et al. do not explicitly teach the multivariate analysis comprising a partial least square analysis; defining a set of loading coefficients, computing at least one of mean and standard deviation values. Fatke et al. teach these limitations including defining a correlation matrix in order to improve detection of a feature etch completion process during semiconductor manufacturing to thereby providing accurate and precise completion of an etch process (see abstract, Fig. 4, summary, 0051). Therefore, it would have obvious to one of ordinary skill in the art at the time the invention was made to combine these teachings in to the system as

Art Unit: 2825

taught by Sonderman et al. in order to provide an accurate and precise completion of a process during semiconductor manufacturing.

As to claims 29-31 and 60-62, Sonderman et al. attributing the difference between simulated results and input data to one input data using the correlation; using the simulation result to detect a fault comprising detecting a fault (error) in at least one of a material processing system, an etch system, a photoresist spin coating system, a lithography system, a dielectric coating system, a deposit system, a rapid thermal processing system for thermal annealing and a batch diffusion furnace (examples described in col. 4; detecting a fault in at least one of a chemical vapor deposition system and a physical vapor deposition system (col. 4, 6, 7, 8).

Remarks

- 19. Applicant argued that Sonderman et al. do not teach the first principles physical model including a set of computer-encoded differential equations describing at least one of a basic physical or chemical attributes and utilizing a solution to the set of computer-encoded differential equations. Kee et al. teach that limitation as described in above rejection that would have been rendered the claimed limitations obvious to practitioners in the art when properly combining the teachings.
- 20. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Page 8

Application/Control Number: 10/673,506

Art Unit: 2825

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vuthe Siek whose telephone number is (571) 272-1906. The examiner can normally be reached on Increase Flextime.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vuthe Siek

PRIMARY EXAMINED